Introduction
With the rapid advances in semiconductor technology, scales of VLSI chips are increasing dramatically. This makes test design more difficult, leading to requirements of larger test data and testing time [1] . Various designs for testability (DFT) techniques have been proposed and evaluated to overcome this problem. Among them, scan-based test has been proposed, which applies automatic test pattern generator (ATPG) test patterns. ATPG test patterns are derived algorithmically, and they can detect faults effectively. One of the drawbacks is the requirement of enormous test data for large circuits, resulting in increase of test cost.
As traditional built-in self-test (BIST) techniques [2] have difficulty achieving a high fault coverage of ATPG, many hybrid BIST schemes have been proposed [3]- [6] . Circuits with hybrid BIST architectures use broadcasters or bit flipping circuits to compress ATPG vectors by taking advantage of their characteristics of having much less carebits.
The Illinois Scan Architecture proposed by Hamzaoglu et. al. [7] is simple but effective approach to reduce test data by using broadcasters.
The Illinois scan operates in two modes: serial scan mode where the scan chain is arranged as long single one, and broadcast mode which broadcasts data input from single scan-in into divided shorter scan chains in parallel. As the scan cells on the same depth receive the same data in the broadcast mode, the Illinois Scan has the constraints on the fault coverage. Thus, many schemes have been studied, including rearrangement of scan cells [7] , suitable test generation algorithm [8] , and use of multiple scan inputs [9] .
On the other hand, from the bit flipping circuits point of view, early techniques which appeared as deterministic BIST implanted the information of flipping in CUT in the form of combinational logic so-called Bit Flipping Function [5], [6] . As the number of ATPG vectors applied increased, bit-flipping circuits have become to be used under the control of ATE. In BIST Aided Scan Test (BAST) proposed by Hiraide et. al.
[10], pseudo-random patten is generated by the additional built-in circuit, and the appropriate bits of the pattern are flipped not to conflict to the care bits of an assigned ATPG vector. The BAST architecture can compress test data 100 times of ATPG when the care-bit rate is very low. The care-bit rate, however, varies depending on the position of ATPG because of compaction during ATPG generation, and a fraction of ATPGs sometimes much higher care-bit rates than the others. Also, even under low care-bit rate, increasing the number of scan chains would gain the probability that at least one care bit exists on a given clock cycle, reducing the effectivenes of randompattern-based flipping.
In this paper, we propose a scheme for test data reduction which uses Illinois-scan-like broadcaster along with bitflipping circuit. Because the bit-flipping circuit is controlled by ATE to flip the broadcasted data on the appropriate scan chain, the proposed scheme can reduce test data without degrading the fault coverage of ATPG. Also, the proposed scheme does not modify the arrangement of CUT or scan chains. We theoretically analyze the test data size for the proposed scheme. The numerical examples obtained by the analysis and experimental results show that our scheme can effectively reduce test data if the care-bit rate is not so much low according to the number of scan chains. We also discuss that the hybrid scheme of random-pattern-based flipping and single-input-based flipping. Figure 1 illustrates the basic architecture of the proposed scheme. Let F denote the number of flip-flops (FFs) in the CUT, N denote the number of scan chains, and L denote the maximum length of scan chains. In the proposed scheme, data input from single scan-in bit is propagated in parallel to all scan chains via the inverter block. Controlled by B-bit width of instructions input to the decoder block, the inverter block flips the bit for the given scan chain. Thus, in the proposed scheme, we can input arbitrary ATPG vector to CUT. 
Combination of Illinois Scan and Bit Flipping
In Eq. (2), Pn represents the probability that n bits are flipped for a given clock. It is derived as follows.
The probability that there is at least one bit flipped , Pflip is derived as Pflip=1-PL0.
For the original Illinois Scan architecture , broadcast cannot be applied for the ATPG vectors which contains conflicting care bits on one clock.
Experimental Results
We applied the proposed scheme to four circuits to evaluate the test data size. Table 1 shows the information about the circuits evaluated. The first two circuits, b17 and b19 are taken from ITC'99 benchmark circuits. The other two circuits, patl and pat2, are larger real VLSI chips. The circuits patl and pat2 have much less care bits. According to the constraints on the number of FFs, we set the number of scan chains up to 128 for b17 and b19, and up to 1024 for pat1 and pat2. Figures 2, 3 , 4, and 5 plot the results of analysis of test data size for one ATPG vector for b17, b19, pat1, pat2, respectively. The number of scan chain, N, is set to 32, 64, and 128. The X-axis is the care-bit rate r, and the Y-axis is the test data volume in bits which is calculated by Eq. (1) under given N and the number of FFs, F. As shown in the figures, the test data size exponentially increases as the carebit rate increases. When the care-bit rate is low, increasing the number of scan chains reduce the test data size.
The figures also plot the relation of data size and carebit rate, which are calculated based on simulations on the actual ATPG. For example, as shown in Fig. 2 , the care-bit rate of each ATPG vector distributes in range of 0.08 to 0.22 for b17. For b17, the actual ATPG shows less data size than those obtained by analysis. This is because b17 has much more care bits and the care bits shows stronger correlations. For the other circuits, the results of analysis seem to fit to the simulation results.
For all conditions on the number of the scan chains and care-bit rates shown in the figures, Pflip is larger than 0.5, that is, it is not practical to apply Illinois scan with broadcast mode. Figure 6 shows the result of analysis of test data size for each ATPG vector by the proposed scheme and BAST, fot F=52274, which is equal to the setting of pat2, with up to 1024 scan chains. The BAST architecture uses pseudorandom pattern instead of single scan-in. Therefore, from the test stimuli point of view, the data input from ATE is Table 1 Information about CUT and ATPGs used for evaluation .
Fig. 2
Test data size for each ATPG vector by the proposed scheme for b17. (N=32, 64, 128) Fig. 3 Test data size for each ATPG vector by the proposed scheme for b19. (N=32, 64, 128) only the instructions for flipping and scan-shift, and thus the data size for one ATPG by BAST can be estimated as DBAST=BL+Lr/2.
As shown in Fig. 6 (a) , for 32 scan chains, the test data size of the proposed scheme is always larger than those of BAST if the care-bit rate is less than 0.01. As the number of the scan chains increased, test data sizes for both the proposed scheme and BAST are improved, but the difference between them in the low care-bit rate becomes smaller. While the proposed scheme always requires L-bit of scan-in data, scan length L becomes large when the number of the scan chains is small. Furthermore, larger number of the scan chains increases the chances of flips on BAST, even under low care-bit rate. For 1024 scan chains, as shown in Fig. 6 (a) , the test data for the proposed scheme is about 5% larger than those of BAST when the care-bit rate is 0.0001, and becomes smaller than BAST when the care-bit rate is larger than 0.0003. Table 2 summarizes the test data size of the proposed scheme for total set of ATPG vectors. The compression rate is calculated as the relative value to BAST. For b17 and b19, the proposed scheme shows improved test data size for all settings on the numbers of the scan chains. The relative compression rate was 49.31 % at the best case for b 17. For pat1 and pat2, when the number of scan chains is small, (b) F=52274, N=256, 512, 1024. Fig. 6 Calculation resutls of test data size for one ATPG by the proposed scheme and BAST. the proposed scheme needs larger amount of test data. It, however, shows more improved test data size as the number of the scan chains become larger. For pat2 with 1024 scan chains, test data size is compressed to 82.48% of BAST.
As shown in Fig. 6 , there are the threshold on the carebit rate of ATPG vectors. For higher range of the carebit rate than the threshhold, the proposed scheme that is single-scan-in-based flipping shows superior test data compression, and contrary, lower range of the care-bit rate presents the superiority of random-pattern-based flipping. Let us then finally discuss the effectiveness of the hybrid scheme of these two concepts. Figure 7 shows an example of the arrangement of the hybrid scheme. In addition to single scan-in shown in Fig. 1 , the hybrid scheme supplies pseudo-random pattern generator (PRPG), as well as the switch choosing the input, which is controlled by the decoder block. Here we simply assume that the hybrid scheme has two modes: single scan-in mode and random-pattern mode. The ATPG vectors with more care bits are first ap- Table 2 Test data size for total ATPG of the proposed scheme . Compression rate is calculated by the relative one to BAST. Fig. 7 The hybrid scheme which can flip data from single scan-in or random pattern.
plied by single scan-in mode. After that, a special instruction code is input to the decoder block and the circuit starts to operate in random-pattern mode. In this case, we can implement the instruction for mode transmition without increasing the bit width of the instruction codes. Figure 8 shows the total test data size by the hybrid scheme for pat1. The X-axis is the change point of the carebit rate to determine the operation mode. That is, ATPG vectors which have higher care-bit rates than change point are applied by single-scan-in mode, and the others are applied by random-pattern mode. If the change point is higher than the maximum care-bit rate of the ATPG vectors, all of Total test data size by the hybrid scheme for patl. In the hybrid scheme, ATPG vectors which have higher care-bit rates than change point (X-axis) are applied by single-scan-in mode, and the others are applied by random-pattern mode.
scan chains is larger than 256, the minimum test data size is observed on the left sides of the figure, that is, obtained by the use of single-scan-in mode, because of the high probability that at least one care-bit exists on each clock cycle.
While we have investigated on the single-scan-in arrangement, our scheme can easily be extended to multiplescan-in. The effectiveness would depend on care-bit rate.
Conclusions
In this paper, we proposed a scheme for test data reduction which uses broadcaster along with bit-flipping circuit. We theoretically analyzed the test data by the proposed scheme.
The numerical examples obtained by the analysis and experimental results showed that our scheme can effectively reduce test data if the care-bit rate is not so much low according to the number of scan chains. We also discussed the hybrid scheme of random-pattern-based flipping and singleinput-based flipping.
[ 
